# REACTIVE POWER COMPENSATION USING MULTILEVEL SERIES COMPENSATION

# <sup>1</sup>O.TEJASRI <sup>2</sup>K.PRAKASH CHARY

## <sup>1</sup>M.tech VAAGDEVI COLLEGE OF ENGINEERING, WARANGAL <sup>2</sup>Assistant Professor VAAGDEVI COLLEGE OF ENGINEERING, WARANGAL

**ABSTRACT-** This paper introduces a multilevel series compensator (MSC) to compensate unwanted signals like voltage sag/swell, harmonic compensation, or reactive power compensation done by dynamic voltage restorer or series active power filter (Series APF) using Fuzzy Logic Controller (FLC). The design of a fuzzy logic system starts with a set of membership functions for each input and a set for each output. A set of rules is then applied to the membership functions to yield a "crisp" output value. By using MSC can improve the power quality of load under unbalance conditions in stiff system. The arrangement is based on three-phase bridge (TPB) converters connected by means of cascaded single-phase transformers. This arrangement allows the utilization of a solitary dclink. A speculation for K-arranges in which K-transformers are combined with K-TPB converters is displayed. The topology licenses creating a high number of levels in the voltage waveforms with a low number of intensity switches in correlation with a great topology. The staggered waveforms are produced by the converters through a reasonable heartbeat width adjustment (PWM) procedure that mulls over the transformer turns proportions. Particularity and basic support make the proposed MSC an appealing arrangement contrasted and some regular designs. Show, PWM system, and generally control are talked about in this paper. Recreation and trial results are introduced too.

## I INTRODUCTION

Distribution power systems are suffering hard impact in their power quality. This is due to the intensive use of nonlinear loads added with the growth of renewable energy sources. Such aspects have been leading electrical power system to poor power quality levels. Most common disturbances include: 1) harmonic voltages/currents; 2) voltages imbalances; 3) voltage sags/swells; 4) flickers; 5) transients; and 6) interruptions. Among them, voltage sags have been considered the most important power quality problem and have been attracting much attention in the literature [1]–[3]. To mitigate voltage disturbances at the grid, some custom power devices have been introduced and investigated. For instance, dynamic voltage restorer (DVR) [4], [5], series active power filter (Series-APF) [6], [7], and unified power quality conditioner (UPQC) [8], [9].

These three options satisfy the series voltage compensation criteria. However, each of them

present particularities on their application field. UPQC is attractive to compensate both voltage and current disturbances by using series and shunt converters [10]. If the dc energy storage unit is not a critical issue for the compensator design, DVRs should be suitable due to short time operation feature. On the other hand, Series-APF can operate without a dc source connected in the dc-link for harmonic voltages compensations. In this case, the dc-link regulation strategy must be considered for a satisfactory operation. The series compensator (DVR or Series-APF) is commonly composed of the following: 1) injection transformers; 2) voltage source converter (VSC); 3) energy storage; 4) optional passive filters; and 5) protection circuits (e.g., bypass thyristors). The VSC-based on two-level (2L) topology is the most common solution used for low-voltage systems.

However, for high-voltage levels (i.e., highpower applications), 2L-based converters have experienced limitations and difficulty to penetrate in this market. The cost associated for designing a 2L based compensator for more than 690  $V_{rms}$  (according to IEC) makes this solution not feasible for highvoltage applications. In this context, the multilevelbased VSC technology has become the most mature and feasible solution for this type of applications [4]. Multilevel series compensators (MSCs) have been investigated in different aspects which make clear the fact that the multilevel converters ensure that voltage waveforms can be synthesized with lower harmonic content than 2L converters and also operate at a higher dc voltage.

Some multilevel configurations can be highlighted from the technical literature [4]. However, those configurations have some issues associated to the high number of dc-link capacitors, inherent in their topology. For instance, cascaded neutral point-clamped (NPC) and cascaded flying capacitor topologies have issues with unbalanced dclink voltages and power sharing in each cell.

A conventional DVR based on cascaded transformer coupled with H-bridge (HB) converters was presented in [4]. Usually, injection transformers are taken into consideration for the series voltage compensator design. In this way, the transformer turn ratio associated with each transformer can be considered to improve the waveform quality of the output voltage generated by the compensator. This paper proposes a series compensator based on cascaded transformers coupled with three-phase Bridge (TPB) converters, as  $i_1$  lustrated in Fig. 1. Equivalent multilevel operation is achieved with reduced number of semiconductor devices in comparison with conventional HB.

The multilevel waveforms are generated by TPB converters through a suitable pulse width modulation (PWM) strategy associated with the transformer turns ratio. The modularity and simple maintenance make the proposed MSC an attractive solution in comparison with some conventional configurations. The model and control are ad dressed in this paper. Simulation and experimental results are presented too.

#### **II PROPOSED MSC MODEL**

The configuration depicted in Fig. 1 is generalized for K-stages (i.e., K-transformers and K-TPB converters). The converters legs are represented by K-power switches (i.e., q1j, q1j, q2j, q2j, ..., qK j, and qK j) in which the subscript j is related to each phase (j = a, b, c). In addition, power switches q and q are complementary from each other. The switching states of all power switches are represented by





K-cascaded transformers and K-TPB converters) Binary variables, where q = 1 indicates a closed switch while q = 0 an open one. The configuration model becomes simple when its ideal equivalent circuit, see Fig.2, is considered. In this way, the

converter pole voltages (v1j0, v2j0. . . vK j0), can be expressed as



Fig. 2. Ideal equivalent circuit for generalization of the proposed MSC

$$V_{kj0} = (2q_{kj} - 1)\frac{v_c}{2}$$
 (1)

Where k corresponds to each stage (i.e., k = 1, 2, 3... K) and vC is the dc-link voltage.

ľ

The voltages at the primary side of the injection transformers for each phase are expressed as

$$V_{ka} = V_{ka0} - V_{k0}$$
 (2)

$$V_{kb} = V_{kb0} - V_{ko} \tag{3}$$

 $V_{kc} = V_{kc0} - V_{k0}$  (4) The system model considering the grid

voltages  $(v_{gj})$ , trans former voltages at the secondary side  $(v_{1j}, v_{2j}, \dots, v_{K,j})$  and load voltages  $(v_{lj})$  can be expressed as

$$V_{gj} = (V'_{1j} + V'_{2j} + \dots + V_{kj}) + V_{lj} - V_{gl}$$
(5)

where v1j = N1(v1j0 - v10), v2j = N2(v2j0 - v20), . ., vKj = NK(vKj0 - vK0) in which N1, N2, ..., NK are the transformer turns ratios associated with converters 1, 2,..., K, respectively.

A simplified circuit can be obtained from the circuit depicted in Fig. 2 by considering perfect isolation from primary to secondary side of the transformers (i.e., ideal transformers), as shown in Fig. 3. Such an equivalent circuit permits to clarify the approach used to write the following equations.



Fig. 3. Equivalent simplified circuit. Modified (on the top). Simplified (on the bottom).

It should be noticed that the output voltages  $(v_{rj})$  of the resultant converter can be expressed as

$$V_{rj} = V_{rj} - V_{r0} (6)$$

 $V_{rj} = N_1 v_{1j0} + N_2 v_{2j0} + \dots + N_k v_{kj0}$ (7)

 $V_{ro} = N_1 v_{10} + N_2 v_{20} + \dots + N_k v_{k0}$ (8)

From (8) and (5) the system model is simplified as  $V_{gj} - V_{lj} = V''_{rj} = V'_{rj} - V_{ro} - V_{gl}$  (9)

Voltages vrj can have a maximized number of levels if the voltages (vrj) assume a suitable sequence of the switching states. This is achieved by considering the transformer turns ratios (N1, N2,  $\ldots$ , NK ). Table I shows a particular case with three transformers per phase and three TPB converters, in which the voltage vrj can reach eight different levels per phase according to the switching states.

#### TABLE I

Variables for resultant converter with three cascaded transformers per phase and three TPB converters in which n1 = 1, n2 = 2, and n3 = 4

State	Leg state			Output voltage	
	$q_{3j}$	$q_{2j}$	$q_{1j}$	$v'_{rj}=N_1v_{1j0}+N_2v_{2j0}+N_3v_{3j0}$	
-7	0	0	0	$-7v_C/2$	
-5	0	0	1	$-5v_C/2$	
-3	0	1	0	$-3v_C/2$	
-1	0	1	1	$-v_C/2$	
1	1	0	0	$v_C/2$	
3	1	0	1	$3v_C/2$	
5	1	1	0	$5v_C/2$	
7	1	1	1	$7v_C/2$	

In this case, the compensator must operate with different transformer turns ratios (e.g., Nk = 2(k-1)). It can be seen that these ratios provide the best (higher) number of voltage levels, symmetrically spaced from each other. Fig. 4 presents an one-dimension region of output voltage vrj for each phase (e.g., j = a, b, c) associated with switching states [q1j, q2j, and q3j]. Such a representation permits to easily synthesize the reference output voltage by always using the switching states nearest to the reference output voltage.

$-\frac{7}{2}v_c$	$-\frac{5}{2}v_c$	$-\frac{3}{2}v_c$	$-\frac{1}{2}v_{C}$	$\frac{1}{2}v_c$	$\frac{3}{2}v_c$	$\frac{5}{2}v_{C}$	$\frac{7}{2}v_c$
$[000] q_{3j=0}$	$\begin{bmatrix} 001 \end{bmatrix} q_{3j=0}$	$\begin{bmatrix} 010 \\ q_{3j=0} \end{bmatrix}$	$\begin{bmatrix} 011 \\ q_{3j=0} \end{bmatrix}$	[100] $q_{3j=1}$	[101] q <sub>3j=1</sub>	$[110] q_{3j=1}$	$[111] \qquad \qquad$
$q_{2j}=0 \\ q_{1j}=0$	$\begin{array}{c} q_{2j}=0\\ q_{1j}=1 \end{array}$	$\begin{array}{c} q_{2j}=1\\ q_{1j}=0 \end{array}$	$q_{2j} = 1$ $q_{1j} = 1$	$\begin{array}{c} q_{2j}=0\\ q_{1j}=0 \end{array}$	$\begin{array}{c} q_{2j}=0\\ q_{1j}=1 \end{array}$	$\begin{array}{c} q_{2j}=1\\ q_{1j}=0 \end{array}$	$\begin{array}{c} q_{2j} = 1 \\ q_{1j} = 1 \end{array}$

Fig. 4. One-dimension of output voltage (vrj) levels region for three-stages (i.e., K = 3 that means N1 = 1, N2 = 2, and N3 = 4).

This approach is similar to that one presented in and has advantages of reducing the switching losses of the converter topology. It is worth noting that either the order of the stages or transformers polarity can be modified to change the rated switching frequency in the legs with higher voltage or higher current. Table II shows the generalization for K-transformers and K-TPB converters.

$\frac{2^{\kappa}1}{2}$ -	$\frac{2^{k}-3}{2}v_{C}$	$\frac{3}{2}v_{c}$	$-\frac{1}{2}v_C$	$\frac{1}{2}v_c$	$\frac{3}{2}v_c$	$\frac{2^{k}-3}{2}v$	$c \frac{2^{\kappa}-1}{2} v_{C}$ ,
[00] $q_{Kj=0}$	[01] $q_{Kj=0}$	[00] $q_{Kj=0}$	[01] $q_{Kj=0}$	[10] $q_{Kj=1}$	[11] $q_{Kj=1}$	[10] $q_{Kj=1}$	$[11] v_{rj}$ $q_{Kj=1}$
1	1	1	1	1	:	:	1
$q_{1j=0}$	$q_{1j}\!\!=\!1$	$q_{1j}=0$	$q_{1j}\!\!=\!1$	$q_{1j}=0$	$q_{1j} = 1$	$q_{1j}=0$	$q_{1j} = 1$

Fig. 5. One-dimension of output voltage (vr j ) levels region for K-stages (i.e., that means N1 = 1, N2 = 2, N3 =  $4, \ldots, NK = 2(K - 1)$ ).

The respective levels disposition in one dimension region is presented in Fig. 5. Notice that the transformer turn ratios follow a geometric sequence with ratio equal to 2 (e.g., N1 = 1, N2 = 2, N3 = 4, N4 = 8, N5 = 16, . . ., NK = 2(K -1)) resulting always in the best option in terms of maximum number of levels generated at the voltage v rj and symmetrical dv/dt at vrj from one level to the other.

#### TABLE II

Variables for resultant converter with k-cascaded transformers per phase and k-TPB converters with nk

= 2(k-1), valid for  $k \ge 3$ 

State	Leg state			Output voltage	
State	$q_{Kj}$		$q_{1j}$	$v'_{rj} = N_1 v_{1j0} + N_2 v_{2j0} + + N_K v_{Kj0}$	
$-(2^{K}-1)$	0		0	$-(2^K - 1)v_C/2$	
$-(2^{K}-3)$	0	***	1	$-(2^K - 3)v_C/2$	
$-(2^{K}-5)$	0		0	$-(2^K-5)v_C/2$	
5	1		1	1	
-1	0		i	$-v_C/2$	
1	1		0	$v_C/2$	
1	1		1	:	
2 <sup>K</sup> -5	i	***	i	$(2^{K}-5)v_{C}/2$	
$2^{K}-3$	1		0	$(2^{K}-3)v_{C}/2$	
$2^{K}-1$	1		1	$(2^{K}-1)v_{C}/2$	

#### **III PWM STRATEGY**

The pulse width modulation (PWM) technique used in this work is the level-shiftedcarrier-based PWM (LSPWM). Differently from conventional non sinusoidal carrier-based PWM (CPWM), a simpler algorithm calculation can be obtained. It takes into consideration references for the resultant output voltage (vrj \*). Considering that a voltage controller provides references for the resultant converter (vrj \*= (vgj - vlj)\*), the references  $V^{*'}r_j$  become

$$V^{*'}_{rj} = V^{*''}_{rj} + V^{*}_{rogl}$$
(10)

$$V^{*}_{rogl} = \mu^{*}_{rogl} V^{*}_{rogl max} + (1 - \mu^{*}_{rogl}) V^{*}_{rogl min}$$
(11)

$$V^*_{rogl\ min} = -0.5v^*_c(N_1 + \dots + N_k) - \min\{v^{*''}_{rj}\}$$
(12)
$$V^*_{rogl\ max} = 0.5v^*_c(N_1 + \dots + N_k) - \max\{v^{*''}_{rj}\}$$
(13)

In this, once voltages  $v_{rj}^{*"}$  (i.e.,  $v_{r1}^{*"}$ ,  $v_{r2}^{*"}$ , and  $v_{r3}^{*"}$ ) are given from the controller, the algorithm to calculate  $v_{rj}^{*'}$  is summarized in following steps.

Calculate the  $v_{roglmin}^*$  and  $v_{roglmax}^*$  values according to (12) and (13)

Choose  $\mu_{rogl}^*$  between 0 and 1

Determine  $v_{rj}^{*'}$  from (11)

Calculate  $v_{rj}^{*'}$  from (10)

In this way, the reference voltages vrj \* are compared with  $2^n - 1$  triangular waveforms, which are level-shifted carriers (vtl to vt2n -1) placed according to the levels shown previously in Table II. The result of this comparison gives the switching states (q1j, q2j, ..., qK j) that are imposed to each TPB converter. Fig. 6 summarizes each step of this PWM strategy.



Fig. 6. PWM block diagram of generalized proposed MSC. Example of permissible levels were normalized by vC /2.

## IV CONTROL STRATEGY

Fig. 7 shows the control strategy of the proposed MSC. Notice that there are two options of operation: 1) as a harmonic Series-APF; or 2) as DVR. The first option regulates the dc-link voltage vC by means of a conventional proportional-integral (PI) controller. Such a controller is represented by the block RC which provides a small amplitude reference of the resultant voltage to be compensated  $v_r^{*"}$ . The block Gen – vr generates small reference voltages  $v_{rjf}^{*"}$  (at the fundamental frequency) synchronized with egi through the phase-locked-loop (PLL).



Fig. 7. Control block diagram of proposed MSC. Possible operations as a Series-APF (option 1) or as a DVR (option 2).

These small signals are subtracted from the harmonic voltage signals  $v_{rjh}^{*"}$  to be compensated providing the voltages  $v_{rj}^{*"}$ . More details about this control approach can be observed in [7]. In the second option, there is only controller Rv whose input sig nals are the grid voltages  $v_{gj}$  and reference load voltages  $v_{lj}$ . The output of controller Rv gives reference voltages  $v_{lj}$  for the PWM strategy. As shown in Fig. 7, the switch SW indicates the selection of Series-APF or DVR operation.

#### V COMPARISONS AND ANALYSIS A.Number of Levels per Power Switch

This feature gives an idea of the cost-benefit associated with the studied topology. Assuming that the number of power switches are the same for both the proposed MSC and con ventional HB converters [4] configurations (i.e., four power switches per phase), the proposed MSC has K = 2 with trans former turns ratios N1 = 1 and N2 = 2 while the conventional HB has N1 = 1. It can be seen that proposed configuration presents a better performance if compared to conventional with HB, considering this characteristic. Hence, such an improvement is close to 33% (1/0.75) in the first case (with four power switches), while the second case (with eight power switches) is 76.99% (2/1.13).

#### **B.**Topological Comparison

A topological comparison between proposed MSC (TPB) and the conventional HB is presented in Table III. It can be seen that proposed MSC has lower number of power switches in comparison with conventional one.

TA	BL	Æ	III	

Device Count Comparison With The Same Number Of Stages (K)

Main devices	Conventional HB [4]	Proposed TPB
Transformers	3K	3K
IGBTs	12K	6K
Capacitors	1	1
Levels/phase	3K	$2^{K}$

## **C.Harmonic Distortion Evaluation**

The weighted total harmonic distortion (WTHD) of the resultant voltages (vrj) in the proposed MSC has been computed by using

$$WTHD(p) = \frac{100}{a_1} \sqrt{\sum_{i=2}^{p} \left(\frac{a_i}{i}\right)^2}$$
(14)  
$$WTHD = \frac{100}{\alpha_1}$$

 $\alpha_1$ where  $\alpha_1$  is the amplitude of the fundamental voltage,  $a_i$  is the amplitude of i-th harmonic and p is the number of harmonics taken into consideration. Then, considering a maximum injection of vrj and a balanced system, the WTHD of the voltages vrj for proposed configuration can be observed in Table IV. In this result, the switching frequency (fs) was fixed in 10 kHz. The number of stages defines how many transformers and three-phase converters are used per phase. For example, by using two stages, that proposed MSC operates with two transformers and two TPB converters in each phase.

TABLE IV

Wthd For Proposed Msc And Respective Transformer Turns Ratio For K=1, 2, And 3

Proposed MSC	Transformer turns ratios	WTHD (%)
1 stage $(K = 1)$	1:1 $(N_1 = 1)$	0.200
2 stages ( $K = 2$ )	$ \begin{array}{r} 1:1 \ (N_1 = 1) \\ 2:1 \ (N_2 = 2) \end{array} $	0.055
3 stages ( $K = 3$ )	$ \begin{array}{c} 1:1 \ (N_1 = 1) \\ 2:1 \ (N_2 = 2) \\ 4:1 \ (N_3 = 4) \end{array} $	0.023

It can be seen in Table IV that, as expected, the WTHD value decreased with the increase of the number of stages used in proposed MSC. The waveforms for that result, with two and three stages, are shown in Figs. 8 and 9, respectively. be seen that the proposed MSC operating with K = 2 has pre sented a WTHD reduction close to 72.5% in comparison with MSC operating with K = 1 (i.e., which lies in a conventional three-phase compensator). Additionally, for MSC operation with

K = 3, the reduction achieved 88.5% compared to the conventional (i.e., a single TPB converter).

## **D.** Semiconductor Losses Estimation

Thermal module, an existing tool in power simulator (PSIM) v 9.0, was considered in order to have an indicative that could permit to compare semiconductor losses estimation between proposed and conventional topologies. This aims to indicate an acceptable figure of merit to reflect how far semiconductor losses of proposed MSC are faced to losses estimated of con ventional one. Such a tool was used with calibration parameters that gives an equivalent loss estimation compared to the con ventional method to estimate losses in that was obtained through regression model, achieved by experimental tests. The power switch losses model includes the following:

1) insulated gate bipolar transistor (IGBT) and diode conduction losses;

2) IGBT turn-ON losses;

3) IGBT turn-OFF losses; and

4) Diode turn-OFF energy.

Table V shows a comparison between the conventional HB converter [4] and the proposed MSC that uses TPB converter for two different cases of load power (e.g., 40 and 275 kW). Addi tionally, it was considered the same number of power switches for both configurations. (i.e., six IGBTs) Additionally, the same WTHD (e.g., 0.21%) value was imposed to both of equal to 7.5 kHz. To obtain the same WTHD value, proposed configuration was operated with a frequency decreased up to 3.3 kHz. Such a reduction can be observed via switching losses estimation. The normalized results of proposed topology in comparison with the conventional one are presented in Table V. It can bethem.

## TABLE V

losses comparison between the proposed msc operating with two stages (n1 = 1 and n2 = 2) and the conventional hb with 1 stage

	Case 1	$P_{load} = 40$	kW.	
Configuration	on	Semicond	uctor Losses E	stimation
Topology	Stages	Switching	Conduction	Total
Conventional HB	1	0.73 kW	0.25 kW	0.98 kW
Proposed TPB	2	0.44 kW	0.19 kW	0.63 kW
Prop./Conv.	2	60.3 %	76 %	64.3 %
	Case II	$: P_{load} = 27$	5 kW.	
Configurati	on	Semicond	uctor Losses E	stimation
Topology	Stages	Switching	Conduction	Total
Conventional HB	1	4.5 kW	0.73 kW	5.23 kW
Proposed TPB	2	2.6 kW	0.52 kW	3.12 kW
Prop./Conv.	2	57.8 %	71.23 %	59.7 %

## VI FUZZY LOGIC CONTROLLER



Fig. 8. Basic configuration of fuzzy logic controller (FLC).

In this section, we present the main ideas underlying the FLC. To highlight the issues involved, Fig. 2 shows the basic configuration of an FLC, which comprises four principal components: a fuzzification interface, a knowledge base, decision making logic, and a Defuzzification interface

1) The fuzzification interface involves the following functions:

a) Measures the values of input variables,

b) Performs a scale mapping that transfers the range of values of input variables into corresponding universes of discourse,

c) Performs the function of fuzzification that converts input data into suitable linguistic values which may be viewed as labels of fuzzy sets.

2) The knowledge base comprises knowledge of the application domain and the attendant control goals. It consists of a "data base" and a "linguistic (fuzzy) control rule base:"

a) The data base provides necessary definitions, which are used to define linguistic control rules and fuzzy data manipulation in an FLC,

b) The rule base characterizes the control goals and control policy of the domain experts by means of a set of linguistic control rules.

3) The decision making logic is the kernel of an FLC; it has the capability of simulating human decisionmaking based on fuzzy concepts and of inferring fuzzy control actions employing fuzzy implication and the rules of inference in fuzzy logic.

4) The Defuzzification interface performs the following functions:

a) A scale mapping, which converts the range of values of output variables into corresponding universes of discourse,

b) Defuzzification, Which yields a non-fuzzy control action from an inferred fuzzy control action.

## VII SIMULATION RESULTS

Simulation results obtained from PSIM v9.0 are shown in Figs. 9 and 10. The dynamic operation of the MSC operating as a Series-APF and as a DVR has been verified. The implementation for this dynamic operation considering two options of operation (i.e., as a series-APF or as a DVR) was through equivalent made an single-phase configuration. In order to filter the high-frequency components provided by PWM converter, filtering capacitor and inductors (i.e., passive LCL filter) were connected in parallel with the transformers. Fig. 10 shows a steady state result in which the MSC is operating as a Series-APF. In this case, a fifth harmonic voltage was added in the fundamental  $v_{aa} = V_a sin(w_a t) +$ voltage at the grid  $0.2V_a \sin(5w_a t)$ 



Fig. 9.Simulation result. MSC operating as a Series-APF. System voltages and the regulated dc-link voltage

The dc-link voltage ( $v_c$ ) was regulated considering the control strategy described previously. It can be seen that disturbance is well compensated by the converter voltage (vra). The load voltage waveform (vla) was virtually sinusoidal. Fig. 10 shows MSC acting as a DVR. The compensator was tested under voltage sag. It can be seen that the voltage sag was compensated satisfactorily. To guarantee that the injected voltage was in phase with the grid, a PLL based on fictitious electrical power (i.e., power-based PLL) was considered. More details of this PLL can be found in.



Fig. 10. Simulation result. MSC operating as a DVR. System voltages

## VIII CONCLUSION

This paper has exhibited a MSC based on transformers cascaded combined with TPB converters. A speculation with K-stages was acquainted all together with demonstrate that by expanding the quantity of cells, the execution can be improved and additionally can build the power rating of the compensator. The arrangement is an attractive choice since it does not need with any extra dc-link capacitors as observed in some conventional multilevel compensator, for example, NPC, flying capacitors, cascaded HB, and so forth. Since TPB modules are accessible in the market, the measured quality is a decent element for this topology. The proposed MSC has two choices of operation: 1) as a DVR; or 2) as a harmonic series active power filter (Series-APF). Some examination and correlations considering WTHD, semiconductor losses estimation and number of levels created per power switches were exhibited. Contrasted and conventional HB, the proposed MSC has displayed better qualities for these figures of merit. Simulation results were displayed with the end goal to approve hypothetical considerations.

## REFERENCES

[1] C. Ho and H. Chung, "Implementation and performance evaluation of a fast dynamic control scheme for capacitor-supported interline DVR," IEEE Trans. Power Electron., vol. 25, no. 8, pp. 1975–1988, Aug. 2010.

[2] J. Martinez and J. Martin-Arnedo, "Voltage sag studies in distribution networks-part i: system modeling," IEEE Trans. Power Del., vol. 21, no. 3, pp. 1670–1678, Jul. 2006.

[3] M. Newman, D. Holmes, J. Nielsen, and F. Blaabjerg, "A dynamic voltage restorer (DVR) with selective harmonic compensation at medium voltage level," IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 1744–1753, Nov. 2005.CARLOS AND JACOBINA: SERIES COMPENSATOR BASED ON CASCADED TRANSFORMERS 1279

[4] B.Wang, G. Venkataramanan, and M. Illindala, "Operation and control of a dynamic voltage restorer using transformer coupled H-bridge converters," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 1053–1061, Jul. 2006.

[5] I. Amariz Pires, S. Silva, and B. de Jesus Cardoso Filho, "Increasing ride-through capability of control panels using square-wave series voltage compensator," IEEE Trans. Ind. Appl., vol. 51, no. 2, pp. 1309–1316, Mar. 2015.

[6] M. Hamad, M. Masoud, and B. Williams, "Medium-voltage 12-pulse converter: Output voltage harmonic compensation using a series APF," IEEE Trans. Ind. Electron., vol. 61, no. 1, pp. 43–52, Jan. 2014.

[7] E. Ribeiro and I. Barbi, "Harmonic voltage reduction using a series active filter under different load conditions," IEEE Trans. Power Electron., vol. 21, no. 5, pp. 1394–1402, Sep. 2006.

[8] R. Millnitz dos Santos, J. da Cunha, and M. Mezaroba, "A simplified control technique for a dual unified power quality conditioner," IEEE Trans. Ind. Electron., vol. 61, no. 11, pp. 5851–5860, Nov. 2014.
[9] V. Khadkikar and A. Chandra, "UPQC-S: A novel concept of simultaneous voltage sag/swell and load reactive power compensations utilizing series inverter of UPQC," IEEE Trans. Power Electron., vol. 26, no. 9, pp. 2414–2425, Sep. 2011.

[10] H. Akagi, "New trends in active filters for power conditioning," IEEE Trans. Ind. Appl., vol. 32, no. 6, pp. 1312–1322, Nov. 1996.