An Efficient High Speed Multiplier Using Nikhilam Method Based ECC Processor

R. Lakshmi Kavya¹, Shaik. Riyazuddien²

¹PG student, Department of E.C.E, Vasireddy Venkatadri Institute of Technology, Nambur, AP, India ²Assistant. professor, Department of E.C.E, Vasireddy Venkatadri Institute of Technology, Nambur, AP, India ¹kavya.rallapalli@gmail.com ²riyazvvit@gmail.com

Abstract: Multiplication is one of the most important operations in computer arithmetic. In this paper, an exportable application-specific instruction-set elliptic curve cryptography processor based on redundant signed digit representation is proposed. The processor employs extensive pipelining techniques for Karatsuba-Ofman method to achieve high throughput multiplication. In this paper Nikhilam sutra is used for multiplication is the extension of this paper. The speed of the proposed architecture is improved with balancing the area and the power. Even though there is a deviation in lower order bits, this method shows larger difference in higher bit lengths.

Index Terms— Application-specific instruction-set processor (ASIP), elliptic curve cryptography (ECC), field-programmable gate array (FPGA), Karatsuba–Ofman multiplication, Nikhilam multiplier, redundant signed digit (RSD).

1. INTRODUCTION

Elliptic curve cryptography (ECC) is a public key encryption technique based on elliptic curve theory that can be used to create faster, smaller, and more efficient cryptographic keys. ECC helps to establish equivalent security with lower computing power and battery resource usage; it is becoming widely used for mobile applications [1]. In prime field ECC processors, carry free arithmetic is necessary to avoid lengthy data paths caused by carry propagation. Redundant schemes, such as carry save arithmetic (CSA), redundant signed digits (RSDs), or residue number systems (RNS), have been utilized in various designs. Carry logic or embedded digital signal processing (DSP) blocks within field programmable gate arrays (FPGAs) are also utilized in some designs to address the carry propagation problem. It is necessary to build an efficient addition data path since it is a fundamental operation employed in other modular arithmetic operations. Modular multiplication is an essential operation in ECC.

Two main approaches may be employed. The first is known as interleaved modular multiplication using Montgomery's method. Montgomery multiplication is widely used in implementations where arbitrary curves are desired. Another approach is known as multiply then-reduce and is used in elliptic curves built over finite fields of Merssene primes. Merssene primes are the special type of primes which allow for efficient modular reduction through series of additions and subtractions. In order to optimize the multiplication process, some ECC processors use the divide and conquer approach of Karatsuba–Ofman multiplications, where others use embedded multipliers and DSP blocks within FPGA fabrics.

This paper proposes a new RSD-based prime field ECC processor with high-speed operating frequency. In this paper, we demonstrate the performance of leftto-right scalar point multiplication algorithm. The overall processor architecture is of regular cross bar type with 256 digit wide data buses. The design strategy and optimization techniques are focused toward efficient individual modular arithmetic modules rather than the overall architecture.

The remaining of this paper is organized as follows. Section 2 provides background information on ECC systems. Section 3 presents the overall architecture of the proposed processor; the architecture of the modular arithmetic unit (AU) is presented. In Section 4, implementation of the project is discussed. Finally, Results and conclusion is drawn in Section 5 and Section 6.

2. RELATED WORK

2.1 Karatsuba–Ofman Multiplication:

The complexity of the regular multiplication using the schoolbook method is O (n^2). Karatsuba and Ofman proposed a methodology to perform a multiplication with complexity O ($n^{1.58}$) by dividing the operands of the multiplication into smaller and equal segments. Having two operands of length n to be multiplied, the Karatsuba–Ofman methodology suggests splitting the two operands into high-(H) and low-(L) segments.

$$a_{H} = \left(a_{n-1}, \dots, a_{\left[\frac{n}{2}\right]}\right),$$

$$a_{L} = \left(a_{\left[n/2\right]} - 1, \dots, a_{0}\right)$$

$$b_{H} = \left(b_{n-1}, \dots, b_{\left[\frac{n}{2}\right]}\right),$$

$$b_{L} = \left(b_{\left[n/2\right]} - 1, \dots, b_{0}\right)$$

Consider β as the base for the operands, where β is 2 in case of integers and β is x in case of polynomials. Then, the multiplication of both operands is performed as follows: considering

Hence, four half-sized multiplications are needed, where Karatsuba methodology reformulate (1) to

$$C = AB = (a_L + a_H \beta^{[n/2]})(b_L + b_H \beta^{[n/2]})$$

Therefore, only three half-sized multiplications are needed. The original Karatsuba algorithm is performed recursively, where the operands are segmented into smaller parts until a reasonable size is reached, and then regular multiplications of the smaller segments are performed recursively. 2.2RedundantSignedDigits: The RSD representation, first introduced by Avizienis, is a carry free arithmetic where integers are represented by the difference of two other integers. An integer X is represented by the difference of its x+ and x- components, where x+ is the positive component and x- is the negative component. The nature of the RSD representation has the advantage of performing addition and subtraction without the need of the two's complement representation. On the other hand, an overhead is introduced due to the redundancy in the integer representation; since an integer in RSD representation requires double word length compared with typical two's complement representation. In radix-2 balanced RSD represented integers, digits of such integers are 1, 0, or -1.

3. PROPOSED METHODOLOGY

The proposed P256 ECC processor consists of an AU of 256 RSD digit wide, a finite-state machine (FSM), memory, and two data buses. The processor can be configured in the pre-synthesis phase to support the P192 or P224 NIST recommended prime curves. Fig. 1 shows the overall processor architecture. Two sub control units are attached to the main control unit as add-on blocks. These two sub control units work as FSMs for point addition and point doubling, respectively. Different coordinate systems are easily supported by adding corresponding sub control blocks that operate according to the formulas of the coordinate system.



Fig. 1 Processor Architecture

3.1 Arithmetic unit:

Modular Addition and Subtraction Addition is used in the accumulation process during the multiplication, as well as, in the binary GCD modular divider algorithm [16]. In the proposed implementation, radix-2 RSD representation system as carry free representation is used. In RSD with radix-2, digits are represented by 0, 1, and -1, where digit 0 is coded with 00, digit 1 is coded with 10, and digit -1 is coded with 01. In Fig. 2, an RSD adder is presented that is built from generalized full adders.





3.2 Modular Multiplication:

Karatsuba multiplier recursive nature is considered a major drawback when implemented in hardware. Hardware complexity increases exponentially with the size of the operands to be multiplied. To overcome this drawback, Karatsuba method is applied at two levels. A recursive Karatsuba blocks that works depth wise, and an iterative Karatsuba that works widthwise.



Fig. 3 Modular addition subtraction block diagram.

The block diagram of the recursive Karatsuba multiplier is shown in Fig. 3, where data dependences are clearly noticed. As shown in Fig. 4, Karatsuba method requires performing a subtraction at every level, which is an advantage of the proposed implementation since subtraction is performed with no added cost in RSD representation. The block diagram of the recursive Karatsuba module is built from three half-sized recursive Karatsuba blocks and some RSD adders/subtractors. There is one 1-digit RSD multiplier that is used to multiply the carry digits from the middle addition. According to Fig. 4, the critical data path of the recursive Karatsuba is divided into two paths. The first path goes through the middle halfsized recursive Karatsuba block, and the other goes through the cross product of the middle addition with multiplexers and some adders.



Fig. 4 Karatsuba recursive block

NIST Reduction: Generalized Merssene primes are the special type prime numbers that allow fast modular reduction. Regular division is replaced by few additions and subtractions [15]. Such primes are represented as p = f(t), where t is a power of 2. The modulus of the P256 curve is Merssene prime $p = 2^{256}-2^{224}+2^{192}+2^{96}-1$.

Due to the redundancy nature of the RSD representation, the multiplication process may produce results that are represented by more than 512

digits and these results are still in the range $-p^2 < A < p^2$. These one or two extra digits are outside the range of the NIST reduction process.

Hence, we derived new formulas to include these extra digits in the reduction process. The new reduction process has one extra 256-digit term, D5, along with some modification of the previously existed terms. This term is added conditionally, whether the extra digit is set or not. Thus, two additions are the total overhead required to handle the extra digits caused using the RSD representation. The modified reduction formula is B = T + 2S1 + 2S2 + S3 $+ S4 - D1 - D2 - D3 - D4 - D5 \mod p$, where A16 represents the extra digits produced by RSD Karatsuba multiplier.







Fig. 6 Mod P256 Reduction block

In order to accommodate the extra digit produced by the RSD Karatsuba multiplier, NIST reduction is reformulated [15]. The resultant reduction scheme consists of three extra additions. However, through reformulation and combining the original terms with the additional terms, the reduction scheme is optimized. Accordingly, the modular multiplier is built with a Karatsuba multiplier, modular RSD adder, and some registers to hold the 256-digit terms. Fig. 6 shows the block diagram of the Mod P256 RSD multiplier. A controller is used to control the flow of the terms to the modular adder and at every turn, the result of the modular addition is accumulated and fed back to the adder. The cross-bar in Fig. 6 shows the wiring of the 32-digit words to their respective locations within the extended NIST reduction registers.

3.3 High-Radix Modular Division:

Binary GCD algorithm is an efficient way of performing modular division since it is based on addition, subtraction, and shifting operations [16]. The complexity of the division operation comes from the fact that the running time of the algorithm is inconsistent and is input dependent.



Fig. 7 Modular divider block

3.4 Vedic Sutra – Nikhilam sutra

The Nikhilam multiplier full name is Nikhilam Navatascharam Dashtah is one of the sutra which is taken from the Vedic mathematics. First, Nikhilam Navatascharam Dashtah sutra means all from 9 and last from 10. The Sutra is well explained for multiplication of decimal numbers. In proposed system we tend to area unit measurement Input Adder Unit, currently it is replaced by sacred text multiplier factor. By doing this we are able to get less power consumption, high accuracy and reduced delay.

The sixteen sacred text Sutras apply to and can copy nearly each branch of arithmetic. They apply even to advanced issues involving an oversized variety of mathematical operations. Among these sutras, Nikhilam Sutra stipulates subtraction of a number from the nearest power of 10 i.e. 10, 100, 1000, etc. The power of 10 from which the difference is calculated is called the Base. These numbers are considered to be references to find out whether given number is less or more than the Base. If the given number is 104, the nearest power of 10 is 100 and is the base. Hence the difference between the base and the number is 4, which is Positive and it is called NIKHILAM. The value of Nikhilam may be reference base, the Nikhilam of 87 is -13 and that of 113 is +13 respectively. Nikhilam Sutra in Vedic Mathematics can be used as shortcuts to multiply numbers, divide numbers in faster approach. In English it is translated as "All from 9 and last from 10". I.e. subtract last digit from 10 and rest of digits from 9. Multiplication using Nikhilam Sutra is used when numbers are closer to power of 10 i.e. 10, 100, 1000, etc. The 4*4 Nikhilam multiplier architecture and its operation are shown in below figure. Here the two inputs are first complimented and those complimented results are multiplied. Here the multiplier used also plays an important role in calculating delay. Then the multiplier output is added to the two inputs a and b.



Using Nikhilam method

4. RESULTS

In this section we evaluated the multipliers performance employing Active HDL and Xilinx 14.5i to code and synthesize respectively the module proposed.



Technology Schematic of existing model

Fig. 10 Technology Schematic diagram for Existing model

RTL Schematic of existing model



Fig. 11 RTL Schematic diagram for Existing model

Simulation Methodology

Xilinx 14.5i has been used to simulate the waveforms. The simulator carefully modeled the interconnections, the associated blocks and the propagation delays.

Name	Value	 216 ns	218 ns	220 ns	222 ns	224 ns	
Ug valid_out	1						
🕨 😽 out[31:0]	000000000		000000000000000000000000000000000000000	00000000000000101			000000
퉵 rst	0						
🄚 clk	1						
퉵 enable	1						
▶ 闏 x[31:0]	000000000		0000000000	000000000000000000000000000000000000000	1101		
🕨 🚮 k[31:0]	000000000		0000000000	000000000000000000000000000000000000000	0011		
🕨 🚮 y[31:0]	000000000		0000000000	000000000000000000000000000000000000000	0101		
,							

Fig. 12 Simulation result for Existing model

Design utilization Summary

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slices	930	4656		19%
Number of Slice Flip Flops	177	9312		1%
Number of 4 input LUTs	1741	9312		18%
Number of bonded IOBs	132	232		56%
Number of GCLKs	1	24		4%

Fig. 13 Design summary for Existing model

Timing Report for existing model

Timing constraint: Default period analysis for clock

Clock period: 10.189ns at frequency of 98.145MHZ

Total number of paths / destination ports: 2710024

Delay: 10.189ns (Levels of Logic = 30)

4.1 Extension Results

In this section we show the results for the multiplier on Nikhilam sutra and compare these with the karatsuba multiplier. Multiplier based on Nikhilam algorithm utilizes smaller area and produces littler delay than the karatsuba multiplier.

This reduction in the delay is attributed to be diminished consumption of area by the designed multiplier which possesses quite lesser number of internal blocks. Our results show that the Multiplier based on Nikhilam sutra. mod_main_module k(31:0) x(31:0) y(31:0) clk enable rst valid_out mod_main_module

Technology Schematic of Nikhilam sutra model



RTL Schematic of Nikhilam sutra model



Fig. 15 RTL Schematic diagram for Nikhilam sutra (proposed) model



Simulation results for Nikhilam sutra model

Fig. 16 Simulation results for Nikhilam sutra (proposed) model

Design Summary

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	233	4656	5%
Number of Slice Flip Flops	165	9312	1%
Number of 4 input LUTs	439	9312	4%
Number of bonded IOBs	132	232	56%
Number of MULT 18X 18SIOs	3	20	15%
Number of GCLKs	1	24	4%

Fig. 17 Design summary report for Nikhilam sutra (proposed) model

Timing Report for Nikhilam sutra model

Timing constraint: Default period analysis for clock

Clock period: 7.499ns at frequency of 133.346 MHZ

Total number of paths / destination ports: 482008

Delay: 7.499ns (Levels of Logic = 18)

5. CONCLUSION

This multiplier provides high-speed performance for the elliptic curve cryptography for encryption of binary bits of this Nikhilam multiplier is very much less when compared to the existing model. The pipelining in the proposed multiplier is to achieve high throughput performance by a fully LUT-based FPGA implementation. This reduces the time consumption for the encryption/decryption in ECC process. Furthermore, an efficient modular addition/ subtraction are introduced based on checking the LSD of the operands only. This proposed Nikhilam sutra multiplier is give high throughput and more efficient and also in terms of area, speed and also reduces time delay as we see in the below table is comparison of existing and proposed model.

Logic utilization	Existing model	Proposed model
Delay	10.189ns	7.499ns
Frequency	98.145MHZ	133.346MHZ
Lookup tables	1741	439
Input/output blocks	132	132
Number of slices	930	233

Table 1: Comparison of existing model and proposed model

The main advantages of our processor include the exportability to other FPGA and ASIC technologies and expandability to support different coordinate systems and point multiplication algorithms. Equally, new demands arising from unconventional applications have stimulated new solutions, combining proven technologies in novel and innovative ways.

6. REFERENCES

[1] N. Koblitz, "Elliptic curve cryptosystems," Math. Comput., vol. 48, no. 177, pp. 203–209, Jan. 1987.

[2] W. Stallings, Cryptography and Network Security: Principles and Practice, 5th ed. Englewood Cliffs, NJ, USA: Prentice-Hall, Jan. 2010.

[3] C. Rebeiro, S. S. Roy, and D. Mukhopadhyay, "Pushing the limits of high-speed GF(2m) elliptic curve scalar multiplication on FPGAs," in Proc. Cryptograph. Hardw. Embedded Syst. (CHES), vol. 7428. Jan. 2012, pp. 494–511.

[4] Y. Wang and R. Li, "A unified architecture for supporting operations of AES and ECC," in Proc. 4th Int. Symp. Parallel Archit., Algorithms Programm. (PAAP), Dec. 2011, pp. 185–189. [5] S. Mane, L. Judge, and P. Schaumont, "An integrated prime-field ECDLP hardware accelerator with high-performance modular arithmetic units," in Proc. Int. Conf. Reconfigurable Comput. FPGAs, Nov./Dec. 2011, pp. 198–203.

[6] M. Esmaeildoust, D. Schinianakis, H. Javashi, T. Stouraitis, and K. Navi, "Efficient RNS implementation of elliptic curve point multiplication over GF(p)," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 8, pp. 1545–1549, Aug. 2012.

[7] D. M. Schinianakis, A. P. Fournaris, H. E. Michail, A. P. Kakarountas, and T. Stouraitis, "An RNS implementation of an Fp elliptic curve point multiplier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, pp. 1202–1213, Jun. 2009.

[8] J.-W. Lee, S.-C. Chung, H.-C. Chang, and C.-Y. Lee, "Efficient power analysis-resistant dual-field elliptic curve cryptographic processor using heterogeneous dual-processing-element architecture," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 1, pp. 49–61, Feb. 2013.

[9] J.-Y. Lai and C.-T. Huang, "Energy-adaptive dualfield processor for high-performance elliptic curve cryptographic applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 8, pp. 1512– 1517, Aug. 2011.

[10] S.-C. Chung, J.-W. Lee, H.-C. Chang, and C.-Y. Lee, "A high performance elliptic curve cryptographic processor over GF(p) with SPA resistance," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2012, pp. 1456–1459.

[11] J.-Y.Lai and C.-T. Huang, "Elixir: Highthroughput cost-effective dual field processors and the design framework for elliptic curve cryptography," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 11, pp. 1567–1580, Nov. 2008.

[12] D. Karakoyunlu, F. K. Gurkaynak, B. Sunar, and Y. Leblebici, "Efficient and side-channel-aware implementations of elliptic curve cryptosystems over prime fields," IET Inf. Secur., vol. 4, no. 1, pp. 30–43, Mar. 2010.

[13] D. Schinianakis and T. Stouraitis, "Multifunction residue architectures for cryptography," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 4, pp. 1156–1169, Apr. 2014.

[14] J. Vliegen et al., "A compact FPGA-based architecture for elliptic curve cryptography over prime

fields," in Proc. 21st IEEE Int. Conf. Appl.-Specific Syst. Archit. Process. (ASAP), Jul. 2010, pp. 313–316. [15] T. Güneysu and C. Paar, "Ultra high performance ECC over NIST primes on commercial FPGAs," in Proc. 10th Int. Workshop Cryptograph. Hardw. Embedded Syst. (CHES), 2008, pp. 62–78. [16] P. L. Montgomery, "Modular multiplication without trial division," Math. Comput., vol. 44, no. 170, pp. 519– 521, Apr. 1985.

[17] K. Sakiyama, N. Mentens, L. Batina, B. Preneel, and I. Verbauwhede, "Reconfigurable modular arithmetic logic unit for high-performance public-key cryptosystems," in Proc. 2nd Int. Workshop Reconfigurable Comput., Archit. Appl., vol. 3985. 2006, pp. 347–357.

[18] A. Byrne, E. Popovici, and W. P. Marnane, "Versatile processor for GF(pm) arithmetic for use in cryptographic applications," IET Comput. Digit. Tech., vol. 2, no. 4, pp. 253–264, Jul. 2008.

[19] J. Solinas, "Generalized Mersanne number," Univ. Waterloo, Waterloo, ON, Canada, Tech. Rep. CORR 99-39, 1999.

[20] B. Ansari and M. A. Hasan, "High-performance architecture of elliptic curve scalar multiplication," IEEE Trans. Comput., vol. 57, no. 11, pp. 1443–1453, Nov. 2008.

[21] N. Smyth, M. McLoone, and J. V. McCanny, "An adaptable and scalable asymmetric cryptographic processor," in Proc. Int. Conf. Appl.-Specific Syst., Archit. Processors (ASAP), Sep. 2006, pp. 341–346.

[22] C. J. McIvor, M. McLoone, and J. V. McCanny, "Hardware elliptic curve cryptographic processor over GF(p)," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 9, pp. 1946–1957, Sep. 2006.

[23] K. Ananyi, H. Alrimeih, and D. Rakhmatov, "Flexible hardware processor for elliptic curve cryptography over NIST prime fields," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 8, pp. 1099–1112, Aug. 2009.

[24] M. Hamilton and W. P. Marnane, "FPGA implementation of an elliptic curve processor using the GLV method," in Proc. Int. Conf. Reconfigurable Comput. FPGAs (ReConFig), Dec. 2009, pp. 249–254.

[25] F. Crowe, A. Daly, and W. Marnane, "A scalable dual mode arithmetic unit for public key cryptosystems," in Proc. Int. Conf. Inf. Technol., Coding Comput. (ITCC), vol. 1. Apr. 2005, pp. 568– 573. [26] N. Takagi, "A VLSI algorithm for modular division based on the binary GCD algorithm," IEICE Trans. Fundam. Electron., Commun., Comput. Sci., vol. E81-A, no. 5, pp. 724–728, May 1998.