# Design and implementation of low-power and low-voltage fourquadrant analogue multiplier for neural signal acquisition

Adireddi Sunitha

M.Tech Scholar, Department Of ECE

Baba Institute of Technology and Sciences, Visakhapatnam, Andhra Pradesh

S. Aruna Kumari

Assistant professor, Department of ECE Baba Institute of Technology and Sciences, Visakhapatnam, Andhra Pradesh

Abstract- A New CMOS four-quadrant analogue multiplier is implemented in this paper. The proposed multiplier is appropriate for low supply-voltage task and its capacity utilization is likewise low. In this paper another CMOS current-mode four-quadrant simple multiplier dependent on squarer circuit is proposed. The proposed neural network is used in the neural signal acquisition to reduce the power consumption and to improve the signal efficiency. The double Trans straight circle is the fundamental building obstruct in acknowledgment plot. Supply voltage is 3.3 V. The significant favorable circumstances of this multiplier are rapid, low power, high linearity and less dc counter balance blunder.

## 1. INTRODUCTION

Fake neural systems (ANNs) are broadly utilized in numerous logical fields. An extraordinary assortment of issues can be unraveled by ANNs in the zones of signal

processing, surface classification object detection electronic nose pattern recognition medical applications navigation and control. However, most of the work done in this field consists of software simulations and studying capabilities of ANN models and new computational algorithms based on neural networks. On the other hand, hardware implementations are demanding for taking the advantage of inherent parallelism of neural networks.

Hardware neurons are implemented either as analogue or digital circuits. The upsides of utilizing simple huge scale mix include: intrinsic parallelism and in addition decreasing the chip zone and power utilization in examination with computerized usage. Some disadvantages of analogue implementation are: the limited available dynamic range and the requirement of precise matching between parts to achieve a reasonable accuracy.

Furthermore, low power consumption design techniques are very important in modern VLSI technologies. This is mainly motivated by the demand for portable electronic equipment's which must consume very low power to extend the battery life [5]. Nonetheless, because of the way that summation of flows at the yield hub is a lot less demanding to actualize than the summation of voltages (since it dispenses with the necessity of additional snake circuit); neural connections ought to work in trans conductance mode and actuation works in trans obstruction mode, individually, as proposed in [9].

Counterfeit Neural Networks (ANNs) are registering frameworks comprised of various basic, much interconnected handling components, which forms data by their dynamic state reaction to outer sources of info. Garrett has given a fascinating designing meaning of the ANN as: "a computational instrument ready to procure, speak to and PC mapping starting with one multivariate space of data then onto the next, given an arrangement of information speaking to that mapping". One of the unmistakable attributes of the ANN is its capacity to take in and sum up as a matter of fact and precedents and to adjust to evolving circumstances. ANNs can outline models (i.e. mapping from cause to impact for estimation and expectation) and

converse mapping (i.e. mapping from impact to conceivable reason)

ANNs are models of real world problems which map from a set of given patterns (input patterns)to an associated set of known qualities (target output). In basic terms a neural system endeavors to copy a portion of the learning exercises of the human mind. ANNs are a lot less complex than the human cerebrum. They include less segments and work in a way that is significantly conceptual. The preparation procedure in the MLP arrange includes displaying an arrangement of precedents (input designs) with known yields (target yield). The framework modifies the weights of the inside associations with limit mistakes between the system yield and target yield. After the neural system is agreeably prepared and tried, it can sum up guidelines and will have the capacity to react to inconspicuous information to foresee required yield, within the domain covered by the training examples.

A two phase LNA as appeared in Fig. 1 is an electronic intensifier used to enhance perhaps extremely powerless signs (for instance, caught by a recieving wire) normally found near the identification gadget to lessen misfortunes in the feed line. [4]This dynamic reception apparatus plan is much of the time utilized in microwave frameworks like GPS; in light of the fact that coaxial link feed line is extremely lossy at microwave frequencies. To keep up the flag respectability, the measure of clamor that is presented by the enhancer ought to be as low as could be allowed. The two fundamental qualities of LNA are its gain and its clamor execution. Distinctive methods are utilized like current reuse, criticism, channels and so on., for structure of LNA yet in each plan just a single factor was concentrated i.e., increase remaining are dismissed also if linearity concentrated ignoring different components, while in our proposed body bias based LNA all two parameters noise figure, gain are concentrated.




Figure 1: Block diagram of the neural signal processing

The four-quadrant multiplier is an imperative building square of simple flag handling framework It has numerous applications in programmed increase controlling, stage bolted circle, tweak, location, recurrence interpretation, square establishing of signs, neural systems and fluffy coordinated frameworks. At present, the power utilization is a key parameter in the plan of elite blended flag coordinated circuit. Additionally, linearity and the exactness parameters are essential in the simple multiplier plan. The multiplier plays out the result of two ceaseless signs x and y, yielding a yield z = Kxy, where K is a steady with appropriate measurement. The linearity, speed, supply voltage and power dispersal are the fundamental objectives of structure. Explicit structures or topologies for the simple multiplier that have rapid, low-control dispersal and great linearity are planned. CMOS innovation is broadly perceived as the most attractive innovation for coordinated circuits execution [1]. The multiplier circuits introduced in [4-7] are bad for low-voltage and low-control applications. A few strategies for decreasing force utilization in CMOS simple multiplier circuits have as of late been proposed. They utilize coasting entryway MOS [8-10], mass driven MOS, sub limit mode or class-AB mode. They languish over not being exceedingly exact and not having low power and fast. In any case, these simple multiplier circuits have been implemented utilizing increase either in voltage or current frame. In this paper, we implement a low-control, rapid four quadrant simple multiplier circuit in current mode utilizing "double trans straight

circles", where it works with a supply voltage of VDD=3.3 V. The circuit depends on the square-law qualities of a MOS transistor worked in the immersion locale. Likewise, the double Trans direct circles permit the architecture of the simple multiplier circuit, which displays wide transfer speed, high unique range and rapid.

### 2. THE PROPOSED NEURON

The architecture of the organic neural systems incorporate substantial arrangement of parallel processors considered neurons that demonstration together to be an issue. A neuron gets signals from different neurons through associations called neurotransmitters. The blend of these signs, more than a specific edge or actuation level, results in the neuron firing. Counterfeit neural systems are models of organic neural structures. The beginning stage for most counterfeit neural systems is a neuron display. The neuron comprises of numerous data sources and a solitary yield. Each information is increased by a weight. The neuron joins these weighted contributions to go through the enactment work. Weights in the counterfeit model are compared to the synaptic associations in organic neurons. Preparing components are ordinarily displayed by two conditions which represent the model of an artificial neuron as follows:

$$a = \sum_{j=1}^{N} w_j x_j$$
$$y = f(a)$$

Neurotransmitter and initiation work generator circuits are two primary parts of the neurons which utilized in a fake neural system. In the accompanying areas, the proposed circuits for multiplier and actuation work are displayed.

#### **3. CIRCUIT DESCRIPTION**

3.1 Current-mode squarer circuit

Fig. 2 demonstrates the current-mode squarer circuit dependent on the double trans-direct circle. We will utilize this circuit to understand the multiplier circuit. The circuit comprises of a double trans-direct circle (M1.M4). The deplete to-source current (IDS) of a MOS transistor worked in the immersion locale is given by




Figure 2. Proposed

#### 3.2 Multiplier circuit

The standard of activity of the proposed multiplier depends on the squarecontrast character:

$$(X+Y)^2 - (X-Y)^2 = 4XY$$

The proposed analogue multiplier circuit is appeared in Fig. 3. It depends on the squaring circuit of Fig. 2 and two double trans-direct circles. The main circle (M1.M4) gives a (X + Y) input capacity to the squarer capacity (X + Y)2 and the second circle (M5.M8) gives a (X - Y) input capacity to the squarer capacity (X - Y)2

The analogue multiplier circuit of Fig. 3 is simulated using TANNER and the supply voltage is 3.3 V, IB is set to 10A and output port is connected to VDD/2.




Figure 3. Proposed current-mode analogue multiplier circuit.

Consider the exponential capacity creating circuit, where Ib is an inclination current. Expect that the M1 and M2 are splendidly coordinated and one-sided in the feeble reversal district. As per the V– I qualities of the MOSFET in frail reversal, the drain currents of M1 and M2 can be given as [10]

$$I_{\rm b} = I_{\rm D0} \cdot \exp\left(\frac{(V_{\rm DD} - V_1) + (n-1)(V_{\rm DD} - V_{\rm B})}{nU_{\rm T}}\right)$$

$$I_{2} = I_{\rm D0} \cdot \exp\left(\frac{(V_{\rm DD} - V_{2}) + (n-1)(V_{\rm DD} - V_{\rm B})}{nU_{\rm T}}\right)$$

The proposed four-quadrant analogue multiplier is shown in Fig. 3. Assume that the trans-conductance parameters and threshold voltages of M1–M8 are similar and all the transistors are biased in the weak inversion region.


A four-quadrant simple multiplier can be acknowledged and its gain can be balanced by the predisposition current Ib. Since the transistors in Fig. 2 are one-sided in the reversal, thus the power utilization of the proposed circuit can be low. Plus, in the proposed circuit, there are just two transistors stacked in the electric way between the supply voltage and the ground, hence the proposed multiplier is appropriate for low supply voltage.

3.3 Sigmoid Activation Function

Acknowledgment of actuation work is one of the significant difficulties in equipment execution of ANNs. There are numerous enactment capacities utilized in analogue neural networks such as linear, sigmoid, and hyperbolic tangent [3]. Sigmoid actuation work is frequently utilized in counterfeit neural systems because of the way that it indicates conduct near the capacity of organic neurons [7]. The sigmoid activation function is as follows:

$$f(a) = \frac{1}{1 + e^{-a}}$$

In spite of the fact that the circuit appeared in Figure 4 has customizable exchange trademark, in any case, the fundamental disadvantage of this circuit is the resistors Ra and Rb which are not reasonable for coordinated circuit execution. Then again, the immediate usage of high estimations of resistors in CMOS simple coordinated circuits results in poor use of the bite the dust area. Therefore, as it is appeared in Figure 5, transistors M5 and M6 which are considered as voltagecontrolled resistors and work in Ohmic district can be supplanted with latent resistors Ra and Rb. In this way, the programmability of the initiation work circuit is accomplished utilizing the outer controlling signs Va and Vb.







Figure 5. Modified programmable sigmoid activation function generator circuit

#### 4. SIMULATION RESULTS

The simulations were performed with the supply voltage VDD = 1.5 V and the bias voltage Vb = 0.8 V. For the proposed circuit to work properly, M1–M8 should be biased in weak inversion, therefore, when the input voltage Vin1 varies from -0.06 to 0.06 V while the input voltage Vin2 steps from -0.06 to 0.06 V by 0.02 V. On the off chance that the frequencies of the info voltages Vin1 and Vin2 are 10 and 1 kHz, individually, the subsequent balanced waveform is appeared in Fig. 6. The proposed multiplier can likewise be utilized as a recurrence doubler. Assume that both the frequencies of the information voltages Vin1 and Vin2 are 10 kHz, the information and comparing yield waveforms, separately.






Figure 7. Schematic of the Programmable sigmoid activation function circuit with passive resistors

ulations 90	3 Dart1 (transient)		4 9 × Traces
io <del>.</del>		C:/Users/arjun/AppData/Local/Temp/Cell0.sp	1:16:49 PM 11/21/2018
le linestano	5.000 b.V		E V 1 9 +7 44
40 £ 36:49 PM	4.000		Tage
	# 1000 2000		807
	2000		N.3V Daty
Addin Ratezor	1000		Time
	0.000 N_1.V		
	7.000		I
	6.000		
	4000		
	-		
	3.000		
	5.000 DutV		
	4.000		
	3000		
	1000 2000		
spendent (inse •	2000		
uble 1: v	1000-		
uble 2: v	1.000		and the second sec

Figure 8. Transient analysis of the Programmable sigmoid activation function circuit with passive

resistors




Figure 9. Schematic of the Modified programmable sigmoid activation function generator circuit




Figure 10. dc analysis of the Modified programmable sigmoid activation.




Figure 11. Transient analysis of the Modified programmable sigmoid activation function generator

circuit




Figure 12. Schematic of the proposed multiplier




Figure 13. Transient analysis of the proposed multiplier




Figure 14. Transient analysis of the neuron signal acquisition

## 5. CONCLUSION

In this paper, a new design principle has been disclosed. Based on the design principle, a low-voltage and low power CMOS four-quadrant analogue multiplier has been developed. Simulation results have been given to confirm the validity of the theoretical analysis. The proposed multiplier is relied upon to be valuable in the structure of modulator, recurrence doubler, and other analogue signal processing applications.

#### ACKNOWLEDGEMENTS

The acknowledgments section, if included, appears after the main body of the text and is headed "Acknowledgments." The section should not be numbered. This section includes acknowledgments of help from associates and colleagues, financial support, and permission to publish.

## REFERENCES

- [1] Allen PE, Golberg DR. CMOS Analog circuit design. Holt Rinehart and Winston, Inc; 1987.
- Montree Kumngern, Kobchai Dejhan. Versatile Dual-Mode Class-AB Four-Quadrant Analog Multiplier. Int J Signal Process 2005; 2(ISSN):1304–4494.
- [3]Koichi Tanno, Okihiko Ishizuka, Zheng Tang. Four-quadrant CMOS current-mode multiplier independent of device parameters. IEEE Trans Circuits Syst II 2000; 47
- [4] Mirko Gravati, Maurizio Valle, Giuseppe Ferri, Nicola Guerrini, Linder Reyes, A novel currentmode very low power analog CMOS four quadrant multiplier. In: Proceedings of ESSCIRC, Grenoble, France, 0-7803-9205 IEEE, 2005.
- [5] Song H-J, Kim C-K. An MOS four-quadrant analog multiplier using simple two-input squaring circuit with source follower. IEEE J Solid-State Circuits 1990; 25: 841–8.
- [6] Liu S-I, Chang C-C. CMOS analog divider and four-quadrant multiplier using pool circuits. IEEE J Solid-State Circuits 1995; 30: 1025–9.
- [7] Liu S-I, Chang C-C. CMOS four-quadrant multiplier using active attenuation. Int J Electron 1995; 79: 323–8.
- [8] Mehrvarz HR, Kwok CY. A novel multi-input floating-gate MOS four-quadrant analog multiplier. IEEE J Solid-State Circuits 1997;1123–31.
- Chen J-J, Liu S-I, Hwang Y-S. Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs. IEE Proc -Circuits Devices Syst 1998;145: 40–3.
- [10] Vlassis S, Siskos S. Analogue squarer and multiplier based on floating-gate MOS transistors. Electron Lett 1998;32: 825–7.